EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	25324338	@ad<"20040211"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/22 18:23
L2	9482	(plurality or multiple) adj2 bank\$2	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/22 19:25
L3	8296	first adj2 bank\$2	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/22 19:25
L4	7351	second adj2 bank\$2	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/22 19:26
L5	392	size near3 ("same" or equal\$4) near5 bank\$2	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/22 19:27
L6	10694	first adj2 adder	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/22 19:27
L7	12145	second adj2 adder	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/22 19:31
L8	467	second adj row adj address	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/22 19:28
L9	847	first adj row adj address	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/22 19:28

EAST Search History

<u></u>	Γ			Γ	1	
L10	8304	6 and 7	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/22 19:28
L11	386	8 and 9	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/22 19:28
L12	1557	2 and 3 and 4	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/22 19:29
L13	50	12 and 5	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/22 19:29
L14	0	10 and 13	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/22 19:30
L15	2	11 and 13	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/22 19:30
L16	175243	adder or (add\$5 adj unit\$2)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR _.	OFF	2006/08/22 19:31
L17	5	13 and 16	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/22 19:32
L18	4	1 and 17	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/22 19:32
L19	2	1 and 15	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/22 19:32

EAST Search History

L20	6	18 or 19	US-PGPUB;	OR	OFF	2006/08/22 19:32
			USPAT;			
			EPO; JPO;			
			DERWENT;			
			IBM_TDB			

8/22/06 7:45:03 PM C:\Documents and Settings\TThai\My Documents\EAST\Workspaces\10777570.wsp



Subscribe (Full Service) Register (Limited Service, Free) Login

Search: • The ACM Digital Library C The Guide

+memory +bank*, +interleav*, +simultaneous*, +unaligned,





Feedback Report a problem Satisfaction survey

Terms used memory bank interleav simultaneous unaligned adder memory row address

Found 1 of 184,245

Relevance scale 🔲 📟 🗃

Sort results by Display

results

relevance expanded form

Save results to a Binder ? Search Tips Open results in a new window

Try an Advanced Search Try this search in The ACM Guide

Results 1 - 1 of 1

A survey of commercial parallel processors

Edward Gehringer, Janne Abullarade, Michael H. Gulyn

September 1988 ACM SIGARCH Computer Architecture News, Volume 16 Issue 4

Publisher: ACM Press

Full text available: pdf(2.96 MB) Additional Information: full citation, abstract, citings, index terms

This paper compares eight commercial parallel processors along several dimensions. The processors include four shared-bus multiprocessors (the Encore Multimax, the Sequent Balance system, the Alliant FX series, and the ELXSI System 6400) and four network multiprocessors (the BBN Butterfly, the NCUBE, the Intel iPSC/2, and the FPS T Series). The paper contrasts the computers from the standpoint of interconnection structures, memory configurations, and interprocessor communication. Also, the share ...

Results 1 - 1 of 1

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2006 ACM, Inc. Terms of Usage Privacy Policy Code of Ethics Contact Us









Subscribe (Full Service) Register (Limited Service, Free) Login

Search: • The ACM Digital Library • The Guid

કાકમારલી



Feedback Report a problem Satisfaction survey

A survey of commercial parallel processors

Full text

Pdf (2.96 MB)

Source

ACM SIGARCH Computer Architecture News archive

Volume 16, Issue 4 (September 1988) <u>table of contents</u> Special Issue: Architectural Support for Operating Systems

Pages: 75 - 107

Year of Publication: 1988

ISSN:0163-5964

Authors

Edward Gehringer Computer Systems Laboratory, North Carolina State University, Raleigh, NC Janne Abullarade Computer Systems Laboratory, North Carolina State University, Raleigh, NC

Michael H. Gulyn Computer Systems Laboratory, North Carolina State University, Raleigh, NC

Publisher ACM Press New York, NY, USA

Additional Information: abstract citings index terms collaborative colleagues

Tools and Actions:

Find similar Articles Review this Article

Save this Article to a Binder

Display Formats: BibTex EndNote ACM Ref

DOI Bookmark:

Use this link to bookmark this Article: http://doi.acm.org/10.1145/54331.54338

What is a DOI?

↑ ABSTRACT

This paper compares eight commercial parallel processors along several dimensions. The processors include four shared-bus multiprocessors (the Encore Multimax, the Sequent Balance system, the Alliant FX series, and the ELXSI System 6400) and four network multiprocessors (the BBN Butterfly, the NCUBE, the Intel iPSC/2, and the FPS T Series). The paper contrasts the computers from the standpoint of interconnection structures, memory configurations, and interprocessor communication. Also, the shared-bus multiprocessors are compared in terms of cache-coherence strategies, and the network multiprocessors are compared in terms of node structure. Where possible, price and performance information has been included. The reader is cautioned that this survey is based largely on information submitted by manufacturers; the authors have not performed any independent evaluation.

↑ CITINGS

G. J. Murakami , R. H. Campbell , M. Faiman, Pulsa: non-blocking packet switching with shift-register rings, ACM SIGCOMM Computer Communication Review, v.20 n.4, p.145-155, Sep. 1990

↑ INDEX TERMS

Primary Classification:

C. Computer Systems Organization

C.1 PROCESSOR ARCHITECTURES

C.1.2 Multiple Data Stream Architectures (Multiprocessors)

Subjects: Parallel processors**

Additional Classification:

C. Computer Systems Organization

C.1 PROCESSOR ARCHITECTURES

C.1.2 Multiple Data Stream Architectures (Multiprocessors)

Subjects: Interconnection architectures (e.g., common bus, multiport memory, crossbar switch)

K. Computing Milieux

Subjects: Suppliers; Statistics

General Terms:

Design, Measurement, Performance

↑ Collaborative Colleagues:

Janne Abullarade: Edward Gehringer

Michael H. Gulyn

Edward Gehringer: Janne Abullarade

<u>Prashant Baheti</u> <u>Michael H. Gulyn</u> <u>Chih-Wei Ho</u>

Nachiappan Nagappan

Somik Raha David Stotts Laurie Williams

Michael H. Gulyn: Janne Abullarade

Edward Gehringer

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2006 ACM, Inc.

<u>Terms of Usage Privacy Policy</u> Code of Ethics Contact Us

Tormo or Googo Trivacy Forcy Gode of Ethics Contact Os

Useful downloads: Adobe Acrobat QuickTime Windows Media Player Real Player



Home | Login | Logout | Access Information | Alt

Welcome United States Patent and Trademark Office

☐ Search Session History

BROWSE

SEARCH

IEEE XPLORE GUIDE

. Tue, 22 Aug 2006, 10:56:13 PM EST

Edit an existing query or compose a new query in the Search Query Display.

Select a search number (#) to:

- Add a query to the Search Query Display
- Combine search queries using AND, OR, or NOT
- Delete a search
- · Run a search

earch Query Display		

Recent Search Queries

<u>#1</u>	((memory interleav*) <in>metadata)</in>

- #2 ((multiple or plural*) and (bank* or tower*)<IN>metadata)
- #3 (first memory bank<IN>metadata)
- #4 (second memory bank<in>metadata)
- #5 (address generator<IN>metadata)
- #6 (adder<IN>metadata)
- #7 (data aligner<IN>metadata)
- #8 (carry bit<IN>metadata)
- #9 (address operand<IN>metadata)
- #10 (((memory interleav*)<in>metadata)) <AND> (((multiple or plural*) and (bank* or tower*)<IN>metadata))
- #11 ((first memory bank<IN>metadata)) <AND> ((second memory bank<in>metadata))
- #12 ((address generator<IN>metadata)) <AND> ((adder<IN>metadata)) <AND> ((data aligner<IN>metadata))
- #13 ((carry bit<IN>metadata)) <AND> ((address operand<IN>metadata))
- (((address generator<IN>metadata)) <AND> ((adder<IN>metadata)) <AND> ((data aligner<IN>metadata))) <AND> ((carry bit<IN>metadata)) <AND> ((address operand<IN>metadata)))



Help Contact Us Privac

© Copyright 2006 IE